Previous research investigated the modeling of a NAND gate constructed of n-channel Metal-Ferroelectric-Semiconductor Field-Effect Transistors (MFSFETs) to obtain voltage transfer curves. This paper investigates the MFSFET NAND gate switching time propagation delay, which is one of the other important parameters required to characterize the performance of a logic gate. Initially, the switching time of an inverter circuit was analyzed. The low-to-high and high-to-low propagation time delays were calculated. The MFSFETs were simulated by using a previously developed model which utilized a partitioned ferroelectric layer. Then the switching time of a 2-input NAND gate was analyzed similarly to the inverter gate.
INTRODUCTION
One of the fundamental building blocks of digital electronic circuits is the logic NAND gate. Previous research investigated the modeling of a NAND gate constructed of Metal-Ferroelectric-Semiconductor Field-Effect Transistors (MFSFETS) to obtain voltage transfer curves. The primary motivation behind investigating these ferroelectric circuits is to show that the devices are feasible in order to be able take advantage of the reliability and radiation hardening effects that ferroelectric devices provide. This paper investigates the MFSFET NAND gate switching time propagation delay, which is one of the other important parameters required to characterize the performance of a logic gate. Initially, the switching time of an inverter circuit will be analyzed, and then the analysis techniques will be applied to a 2-input NAND gate.
MFSFET INVERTER
The MFSFET Inverter circuit is modeled as shown in Fig. 1 [1] . The circuit is identical to a CMOS Inverter circuit with MFSFETs replacing the MOSFETS. A positively polarized MFSFET is used in place of the n-channel MOSFET and a negatively polarized MFSFET is used in place of the p-channel MOS-FET as suggested in [2] . The transistors must be pre-polarized into the correct mode prior to interconnecting them together in order for the inverter to operate properly. This could be accomplished by providing an additional gate for each MFSFET that is connected to a preconditioning control logic circuit or alternatively by adding additional switching and preconditioning control logic circuitry to the standard MFSFET gates.
A switched resistance-capacitance model was used for the transient analysis [3] . The MFSFET drain to source resistance, R DS = V DS /I DS , was calculated for each MFSFET for several V in values from 0 to 5 volts. The MFSFET drain currents I DS (MFSFET) were calculated using a MFSFET model proposed by Bailey and Ho [4] . The Bailey and Ho model is based upon segmenting the ferroelectric material up into equal vertical partitions. Each of the ferroelectric partitions is assumed to operate independently. Initially, the charge and surface potential are solved for each partition. Then, each partition's contribution is summed up to obtain the drain to source current. R DS was averaged over the high-to-low range of V OH to V 50% and the low-to-high range of V OL to V 50% . During the high-to-low transition, the positively polarized transistor pulls down the output voltage, and during the low-to-high transition, the negatively polarized transistor pulls up the output voltage. The load is considered to be a similar MFSFET Inverter circuit. The load capacitor consists of several parasitic capacitances which are shown in Fig. 2 .
The load capacitance is calculated as
The individual parasitic capacitances in Equation (1.1) are calculated as follows:
The MFSFET transistor parameters were selected and estimated as shown in Table 1 .
The ferroelectric capacitance per unit area, C f , equals
where ε 0 is the permittivity of free space. The multiplication factor, K eq , is equal to K eq , C db1 , and C sb2 were calculated for both the high-to-low transition and the low-to-high transitions. The inverter output voltages, which are used as V high and V low , were previously calculated in [1] as: V OH = 5.0 volts, V OL = 0.6 volts, and V 50% = 2.8 volts. The computed capacitances are summarized in Table 2 .
INVERTER TRANSIENT RESPONSE
An idealized step input with zero fall time and zero rise time is assumed from V OH to V OL and back to V OH . The output low-to-high propagation delay for The output high-to-low propagation delay for V OH to V 50% is similarly calculated as t pHL = ln(2)R DS(avgHL) C L(HL) = 4.22 n sec.
(1.8)
This provides an overall propagation delay of t p = (t pLH + t pHL )/2 = 3.20 n sec.
(1.9)
The output voltage as a function of time is calculated as
where t 0 is defined as the point that the input step switches from V OL to V OH. . The results are plotted in Fig. 3 .
MFSFET NAND GATE
A 2-input NAND gate was modeled as shown in Figure 4 [1] . Again, the circuit is identical to a CMOS NAND gate with MFSFETs replacing the MOSFETS. Positively polarized MFSFETs were used in place of the n-channel MOSFETs and negatively polarized MFSFETs were used in place of the p-channel MOS-FETs. Again, the MFSFETs are assumed to be prepolarized into the correct polarization prior to interconnecting the transistors. A similar procedure was used to analyze the NAND gate. A MFSFET Inverter circuit with transistors M5 and M6 is assumed for the load. The load capacitance is equal to
(1.12) The same MFSFET transistor parameters were used as for the Inverter circuit. The NAND Gate output voltages, which are used as V high and V low in the calculations for K eq , were previously calculated in [1] as: V OH = 4.5 volts, V OL = 1.4 volts, and V 50% = 2.95 volts. The computed capacitances are summarized in Table 3 .Two cases have to be considered for the output low-tohigh transition: Both transistors M3 and M4 on and the worst case with only one of them on. The worst case low-to-high propagation delay for V OL to V 50% is calculated as t pLH = ln(2)R DS(avgLH) C L(LH) = 1.26 n sec.
(1.13)
The low-to-high propagation delay, for both M3 and M4 on, from V OL to V 50% is calculated as t pLH = ln(2)(R DS(avgLH) /2)C L(LH) = 0.63 n sec.
(1.14) The high-to-low propagation delay for V OH to V 50% is calculated as t pHL = ln(2)(2R DS(avgHL) )C L(HL) = 8.89 n sec.
(1.15)
The output voltage as a function of time is plotted in Fig. 5 .
CONCLUSION
The major contribution for the load capacitance calculation is due to the ferroelectric inverter load gate capacitance. Specifically, the contribution is due to the negative polarized MFSFET channel length selection. The MFSFET device width and length were previously chosen in order to optimize the Voltage Transfer Curves, but could be adjusted in order to optimize the switching time if desired. The propagation delay for the ferroelectric devices is on the order of nanoseconds whereas similar CMOS devices are on the order of picoseconds. However, with an all ferroelectric device the reliability and radiation hardening effects are gained, but the trade-off is that the devices are slower.
